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Abstract. Recent advances in fabrication technology have pushed the
digital designers’ perspective towards higher levels of abstraction. Previ-
ous work has shown that attribute grammars, used in traditional com-
piler construction, can also be eﬀectively adopted to describe in a formal
and uniform way high-level hardware compilation heuristics, their main
advantages being modularity and declarative notation. In this paper, a
more abstract form of attribute grammars, relational attribute gram-
mars, are further applied as a framework over which formal hardware
veriﬁcation is performed along with synthesis. The overall hardware de-
sign methodology proposed is a novel idea that supports provable correct
designs.
1 Introduction
Over the last twenty years, advances in circuit fabrication technology have in-
creased device densities and as a consequence, they have increased design com-
plexity. To manage continuously emerging tasks, designers have moved towards
higher levels of abstraction, which are closer to the way they conceive their
work. However, each design must be described, eventually, at the lowest level
(e.g. layout masks), in order to be fabricated. The transformation from one level
of abstraction to the next is performed by various synthesis processes. All such
processes need some kind of validation for their results. This validation can be
performed by formal verification [11], mainly to prove that a transformation from
one state to another is correct (refinement checking), that two states, initial and
transformed, are equivalent (equivalence checking) or that the transformed state
satisﬁes certain conditions (property checking).
High-level synthesis [7,9,10,13], is deﬁned as the transformation of behavioral
circuit descriptions into register-transfer level (RTL) structural descriptions that
implement the given behavior while satisfying user deﬁned constraints. Even
though it has been introduced over twenty years ago, it has recently gained
acceptance because the lower level tools have matured enough to support it.
However, a lot of problems are still open.
Attribute grammars (AGs), were devised by Knuth [8] as a tool for the formal
speciﬁcation of programming languages. However, in the general case, an AG can
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be seen as a mapping from the language described by a context free grammar
(CFG) into a user deﬁned domain. The main advantage of AGs over other formal
speciﬁcation methods is that they can also be used as an executable method, for
the automatic construction of programs to implement the speciﬁed mapping [12].
Attempting to overcome the ineﬃciencies of conventional high-level synthesis
and propose a unifying formal framework, an AG formalism describing schedul-
ing heuristics was proposed in [4], which operates by decorating the parse tree
of a behavioral circuit description with appropriate attributes. Recently [3,6,5],
this methodology was realized into the AGENDA integrated design environ-
ment that supports top-down implementation of behavioral descriptions using
the VHDL hardware description language [2]. Overall, the main advantages of
AGs as a formal speciﬁcation and implementation high-level synthesis formalism
are modularity and the declarative notation used for implementation.
In this paper, an extended grammar based methodology is given, which can
support two kinds of formal veriﬁcation, reﬁnement and property checking. It
is based on the deﬁnition of a more abstract form of AGs, the Relational At-
tribute Grammars (RAGs) [1]. This methodology is a great improvement since
it supports provable correct high-level synthesis transformations using a simple,
formal and uniform speciﬁcation and implementation formalism.
2 Attribute Grammars in Synthesis
High-level synthesis transformations can be performed during semantic analysis
using AGs. For example, scheduling is performed by decorating the nontermi-
nal symbols of the parse subtree corresponding to primitive operations, with an
attribute that is evaluated as the control step at which each operation will be
performed. By altering the semantics, the evaluation rules are altered and thus,
diﬀerent heuristics are implemented. For example, consider the ASAP schedul-
ing algorithm. Using AGs, ASAP scheduling is performed by attaching special
attributes to all primitive operator parsing syntactic rules, like the following:
operation→ operand1 operator operand2 (1)
ASAP scheduling requires that each output must be scheduled in the next con-
trol step after all its inputs have been scheduled. This can be accomplished by
using an attribute to pass scheduling information (the control step at which the
operator is scheduled) from inputs to outputs, with the following semantic rule
attached to (1):
operation.ASAPcs = MAX(operand1.ASAPcs, operand2.ASAPcs) + 1
The scheduling information, along with all other information about each prim-
itive operation, is inserted at each such rule, into a special, list type attribute,
that passes information from all leaves of the parse tree to the root. So evalua-
tion of the whole AG, results in a root attribute that accumulates the scheduled
CDFG of the behavioral description.
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3 Attribute Grammars in Refinement Checking
After evaluating the synthesis AG of the previous section, a special attribute of
the root of the parse tree contains the scheduled CDFG of the given behavioral
description. However, the resulting architectural implementation may or may not
be correct. To prove its correctness, a specification [1] must be constructed, which
can verify certain conditions of the synthesis or reﬁnement process. Generally
speaking, a speciﬁcation is a set of formulas for each nonterminal symbol of the
underlying grammar, where all free variables are attributes of that symbol. Each
formula may be true or false. A speciﬁcation is said to be inductive if, for any
production rule p = X0 → X1 . . .Xn, when the speciﬁcations of all Xi, i = 1 . . . n
are true and all attributes of the rule have been evaluated, the speciﬁcation of X0
can be proven to be true. When a speciﬁcation is inductive, the AG is correct
with respect to it.
For the circuit implementation of a behavioral description to produce correct
outputs, one condition must hold. For each input of operator oi found in the
scheduled CDFG and assigned a value in a previous statement in the behavioral
description, if this assignment has been scheduled at some control step si, oi must
be scheduled later than si. In other words, variable dependencies of the original
description have not been violated. This can be proven to hold by proving that
the synthesis AG is correct with respect to a corresponding speciﬁcation.
4 Attribute Grammars in Property Checking
After evaluating the synthesis AG of the ﬁrst section, the scheduled CDFG,
which can be seen as a rough architectural implementation (assuming a greedy
allocation), is contained in the special attribute of the root of the parse tree. Even
though the reﬁnement process may be correct, checked with inductive speciﬁca-
tions as described in the previous section, the implementation may not satisfy
some design constraints, because inappropriate synthesis algorithms have been
used. In that case, design constraints can be tested using semantic conditions.
Semantic conditions are relations that the attributes of some production must
satisfy for attribute evaluation to be valid. Semantic conditions diﬀer from in-
ductive speciﬁcations because they check only local (within a single production)
conditions. Since, attributes contain implementation details, attribute relations
directly reﬂect implementation properties. If a relation is true, the corresponding
property holds and so, semantic conditions can be used for property checking.
5 Experimental Results and Conclusion
Experiments have been conducted, synthesizing provable correct hardware mod-
ules. The traditional way to validate the results are through simulation, behav-
ioral or presynthesis as well as postsynthesis. For each example at least a few
hours were needed to produce output waveforms for diﬀerent inputs and validate
them. For large circuit implementations, with large number of gates, simulation
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must be very thorough in order to ﬁnd errors. On the contrary, using AGENDA
all examples were synthesized with a single iteration through the design pro-
cess, requiring milliseconds on a Sun Ultra SPARC 140Mhz. Moreover, the ﬁnal
implementations were proven correct following the proof method presented in
this paper. For each diﬀerent AG, the proof is needed only once, while, when
simulation is used, each example must be validated. The number of AG code
to be proven correct is much smaller than the number of gates in the imple-
menation, so the problems seem to be less complicated, and most of them are
trivial (no need for any proof). All these advantages can dramatically increase
the designer’s productivity.
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